

11/03/00



Danny L. Williams
Terry D. Morgan
J. Mike Amerson
Kenneth D. Goodman
Barbara S. Kitchell, Ph.D.
Jeffrey A. Pyle
Randall C. Furlong, Ph.D.

WILLIAMS, MORGAN & AMERSON, P.C.

7676 HILLMONT, SUITE 250, HOUSTON, TX 77040
(713) 934-7000 FAX (713) 934-7011

Scott F. Diring*
George J. Oehling*
Shelley P.M. Fussey, Ph.D.*
Mark D. Moore, Ph.D.*
Carolanne M. King*
Louis H. Iselin, Ph.D.*
Raymond F. Eich, Ph.D.*
Bradley A. Misley*
Thomas H. Belvin, Jr.*

*Patent Agent


Writer's Direct Dial
(713) 934-4060

File: 2000.060900

November 3, 2000

BOX PATENT APPLICATION

Assistant Commissioner for Patents
Washington, DC 20231

EXPRESS MAIL RECEIPT	
NUMBER	EL656272160US
DATE OF DEPOSIT:	NOVEMBER 3, 2000
I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, DC 20231	
 Signature	

RE: *U.S. Patent Application Entitled: METHOD FOR FORMING CONDUCTIVE INTERCONNECTS - Errol Todd Ryan (2000.060900/TT4116)*

Sir:

Transmitted herewith for filing are:

- (1) 49-page patent specification with 123 claims and an abstract (also Figures 1-28 on 28 sheets);
- (2) Declaration;
- (3) Power of Attorney; and
- (4) Assignment and Assignment Cover Sheet.

All correspondence, notices, official letters and other communications should be directed to Danny L. Williams, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, TX 77040, and all telephone calls should be directed to Danny L. Williams at (713) 934-4060.

11-06-00

A



09705043 440300

WILLIAMS, MORGAN & AMERSON, P.C.

Assistant Commissioner for Patents
November 3, 2000
Page 2

The Assistant Commissioner is authorized to deduct the amount of the total filing fee (listed below) from Advanced Micro Devices, Inc. Deposit Account No. 01-0365/TT4116.


FILING FEE CALCULATION

FOR		Small Entity	Large Entity
Total Claims	123 - 20 = 103	x \$9 = \$	or x \$18 = \$ 1854.00
Independent Claims	6 - 3 = 3	x \$40 = \$	or x \$80 = \$ 240.00
Multiple Dependent Claim(s)		+ \$135 = \$	or + \$270 = \$ 0.00
Basic Fee:		+ \$355 = \$	or + \$710 = \$ 710.00
Assignment Recording Fee:	(\$40 per assignee)	+ = \$	+ = \$ 40.00
TOTAL FILING FEES		\$ <u>0.00</u>	<u>\$2,844.00</u>

Pursuant to 37 C.F.R. § 1.10 the Applicants request the Patent and Trademark Office to accept this application and accord a serial number and filing date as of the date this application is deposited with the U.S. Postal Service for Express Mail.

Please date stamp and return the enclosed postcards to evidence receipt of these materials.

Respectfully submitted,



Danny L. Williams
Reg. No. 31,892
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, TX 77040
(713) 934-4060

Attorneys for Applicants

DLW/mp

Enclosures

cc: Ms. Samantha Cardona (w/enc.)

09706047 110300

09706043.110300

Application for United States Letters Patent
for
METHOD FOR FORMING CONDUCTIVE INTERCONNECTS
by
Errol Todd Ryan

EXPRESS MAIL MAILING LABEL

NUMBER EL65627216045
DATE OF DEPOSIT Nov. 3, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington D.C. 20231.

Rhonda Fairchild

Signature

METHOD FOR FORMING CONDUCTIVE INTERCONNECTS

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

This invention relates generally to semiconductor fabrication technology, and, more particularly, to techniques for the formation of conductive interconnects.

2. DESCRIPTION OF THE RELATED ART

There is a constant drive within the semiconductor industry to increase the operating speed of integrated circuit devices, *e.g.*, microprocessors, memory devices, and the like. This drive is fueled by consumer demands for computers and electronic devices that operate at increasingly greater speeds. This demand for increased speed has resulted in a continual reduction in the size of semiconductor devices, *e.g.*, transistors. That is, many components of a typical field effect transistor (FET), *e.g.*, channel length, junction depths, gate dielectric thickness, and the like, are reduced. For example, all other things being equal, the smaller the channel length of the FET, the faster the transistor will operate. Thus, there is a constant drive to reduce the size, or scale, of the components of a typical transistor to increase the overall speed of the transistor, as well as integrated circuit devices incorporating such transistors. Additionally, reducing the size, or scale, of the components of a typical transistor also increases the density, and number, of the transistors that can be produced on a given amount of wafer real estate, lowering the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.

However, reducing the size, or scale, of the components of a typical transistor also requires reducing the size and cross-sectional dimensions of electrical interconnects to contacts to active areas, such as N^+ (P^+) source/drain regions and a doped-polycrystalline

silicon (doped-polysilicon or doped-poly) gate conductor, and the like. As the size and cross-sectional dimensions of electrical interconnects get smaller, resistance increases and electromigration increases. Aluminum (Al) is most often used for interconnects in contemporary semiconductor fabrication processes primarily because aluminum is inexpensive and easier to etch than, for example, copper (Cu). However, aluminum has poor electromigration characteristics and higher resistivity than other metals, including copper.

As a result of the difficulty in etching copper, when it is used, an alternative approach to forming vias and metal lines is typically employed. The damascene approach, consisting of etching openings such as trenches in the dielectric for lines and vias and creating in-laid metal patterns, is the leading contender for fabrication of sub-0.25 micron (sub-0.25 μ) design rule copper-metallized (Cu-metallized) circuits.

In the damascene approach, vias, contact openings and trenches, for example, may be formed in and through dielectric layers and other process layers using known photolithography techniques. A layer or film of copper is then formed over the surface of the dielectric, filling the openings and trenches. The excess copper is then removed by polishing, grinding, and/or etching, such as by chemical/mechanical polishing, to leave only the copper in the openings or trenches, which form the copper interconnects.

Additionally, as semiconductor device geometry continues to shrink, providing insulating material between conductive layers or interconnects becomes more problematic. Improved dielectric materials having low dielectric constants, for example, 4.0 and lower, have been developed. By using these "low k" materials, dielectric layers may be formed somewhat thinner while maintaining the needed insulative characteristics. However, these

low k dielectric films may be damaged by etching and ashing processes associated with the use of photoresist masks, for example. Damage to these low k dielectric films due to photoresist ash processes can lead to increased line-to-line capacitance, leakage, poor interface adhesion with barrier metals and passivation layers, and decreased reliability. Further, these low k dielectric films contain nitrogen impurities that can cause DUV photoresist poisoning if the photoresist is in direct contact with the low k material.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

SUMMARY OF THE INVENTION

In one aspect of the present invention, a method is provided for patterning a process layer in a semiconductor device. The method comprises forming the process layer above a structure layer, and forming a cap layer above the process layer. A photoresist layer is formed above the cap layer, and an opening is formed in the photoresist layer. The method further comprises performing a first anisotropic etch into a region of the cap layer underlying the opening in the photoresist layer to form an etched region in the cap layer, leaving a portion of the cap layer in the etched region. The photoresist layer is removed from above the cap layer, and a second anisotropic etch is performed to form an etch pattern in the process layer. The structure layer may comprise, for example, a semiconductor substrate, a layer of conductive material, or other appropriate process layer.

In another aspect of the present invention, a method is provided for forming a conductive interconnect in a semiconductor device. The method comprises forming a dielectric layer above a structure layer, forming a cap layer above the dielectric layer, forming a

photoresist layer above the cap layer, and forming an opening in the photoresist layer. A first anisotropic etch is performed into a region of the cap layer underlying the opening in the photoresist layer to form an etched region in the cap layer, leaving a portion of the cap layer in the etched region. The photoresist layer is removed from above the cap layer, and a second anisotropic etch is performed to form an opening in the dielectric layer, the opening in the dielectric layer having a sidewall. A barrier layer is formed above at least the sidewall of the opening in the dielectric layer, and a conductive material is deposited to fill at least the opening in the dielectric layer. The method further comprises removing the cap layer.

In yet another aspect of the present invention, a method is provided for forming a conductive interconnect in a semiconductor device. The method comprises forming a first process layer above a structure layer, forming a second process layer above the first process layer, forming a mask above the second process, the mask having an opening therein, and performing a first anisotropic etch into a region of the second process layer underlying the opening in the mask. The method further comprises removing the mask from above the second process layer, performing a second anisotropic etch to form an opening in the first process layer, and depositing a conductive material into the opening in the first process layer.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which the leftmost significant digit(s) in the reference numerals denote(s) the first figure in which the respective reference numerals appear, and in which:

Figures 1-9 schematically illustrate a single-damascene copper interconnect process flow according to various embodiments of the present invention;

Figures 10-18 schematically illustrate a dual-damascene copper interconnect process flow according to various embodiments of the present invention;

Figures 19-24 schematically illustrate another dual-damascene copper interconnect process flow according to various embodiments of the present invention; and

Figures 25-28 schematically illustrate yet another dual-damascene copper interconnect process flow according to various embodiments of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but, on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals,

such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

5

Illustrative embodiments of a method for semiconductor device fabrication according to the present invention are shown in Figures 1-28. Although the various regions and structures of a semiconductor device are depicted in the drawings as having very precise, sharp configurations and profiles, those skilled in the art recognize that, in reality, these regions and structures are not as precise as indicated in the drawings. Nevertheless, the attached drawings are included to provide illustrative examples of the present invention.

In general, the present invention is directed to the manufacture of conductive interconnects in a semiconductor device. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of technologies, for example, NMOS, PMOS, CMOS, and the like, and is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, and the like.

As shown in Figure 1, a first process layer 120, for example, a dielectric layer 120, may be formed above a structure layer 100 such as a semiconducting substrate. However, the present invention is not limited to the formation of the process layer 120 above the surface of a semiconducting substrate such as a silicon wafer, for example. Rather, as will be apparent to one skilled in the art upon a complete reading of the present disclosure, the process layer 120 may be formed above previously formed semiconductor devices and/or process layer,

e.g., transistors, or other similar structure. In effect, the present invention may be used to form process layers on top of previously formed process layers. The structure layer 100 may be an underlayer of semiconducting material, such as a silicon substrate or wafer, or, alternatively, may be an underlayer of semiconductor devices, such as a layer of metal oxide semiconductor field effect transistors (MOSFETs), and the like, and/or a metal interconnection layer or layers and/or an interlevel (or interlayer) dielectric (ILD) layer or layers, and the like.

In a single-damascene copper process flow that may embody the present invention, as shown in Figures 1-9, the dielectric layer 120 is formed above the structure layer 100. The dielectric layer 120 may be formed by a variety of known techniques for forming such layers, e.g., a chemical vapor deposition (CVD) process, a low-pressure CVD (LPCVD) process, a plasma-enhanced CVD (PECVD) process, a sputtering process, a physical vapor deposition (PVD) process, a spin-on coating process (such as a spin-on glass process), and the like, and it may have a thickness ranging from approximately 3000 Å-8000 Å, for example.

The dielectric layer 120 may be formed from a variety of dielectric materials, including, but not limited to, silicon dioxide, silicon oxynitride, or other dielectric material having a relatively low dielectric constant (where k is less than or equal to about 4), although the dielectric materials need not have low dielectric constants. Examples include Applied Material's Black Diamond[®], Novellus' Coral[®], Allied Signal's Nanoglass[®], JSR's LKD5104, and the like. In one illustrative embodiment, the dielectric layer 120 is comprised of Applied Material's Black Diamond[®], and has a thickness of approximately 5000 Å, being formed by being blanket-deposited by an LPCVD process for higher throughput.

Thereafter, a second process layer 130 is formed above the first process layer 120, *i.e.*, above the dielectric layer 120. The second process layer 130 in the illustrative embodiment is a cap layer comprised of tetraethyl orthosilicate (TEOS) oxide. Other materials suitable for forming the cap layer 130 include, but are not limited to, silicon nitride (Si_3N_4), silicon carbide (SiC) and silicon oxynitride (SiON). The cap layer 130 may be formed above the dielectric layer 120 by any suitable technique, including, for example, those techniques mentioned above. The cap layer 130 may, for example, be comprised of TEOS oxide deposited by a CVD process, and it may have a thickness ranging from approximately 500-1500 Å, for example. As will be more fully explained below, the thickness of the cap layer 130 will be chosen to compensate for etch selectivity. If desired, the second process layer 130 may be planarized using a chemical-mechanical polishing (CMP) process.

The second process layer 130 has an anti-reflective coating (ARC) layer 160, for example, silicon nitride, formed thereon. The layer 160 may be comprised of any material suitable for the desired function of the layer 160, including, for example, Si_3N_4 , SiON and various organic materials. The layer 160 may perform various functions, including an anti-reflective function to reduce deleterious effects of the photolithography and etching processes on the resulting structures formed. The layer 160 may also act as an etch stop layer. The layer 160 may be formed above the second process layer, or cap layer, 130 by any suitable technique, including, for example, any suitable deposition technique. The ARC layer 160 may, for example, be comprised of silicon nitride deposited by a PECVD process, and it may have a thickness ranging from approximately 100-1000 Å, for example.

A mask is then formed by using a photoresist layer 150 and photolithography. For example, a layer 150 of photoresist material may be formed above the anti-reflective coating

layer 160. An opening 170 may be formed in the photoresist layer 150 by using a variety of well-known photolithography techniques.

Referring now to Figure 2, one or more anisotropic etching processes are performed through the ARC layer 160 and into the cap layer 130 underlying the opening 170 in the photoresist layer 150 to define an etched region 220 in the cap layer 130. A single anisotropic etching process may be employed to form the etched region 220, or two (or more) such processes may be employed – a first for the ARC layer 160 and a second for the cap layer 130. Any desired number of such processes may be employed as appropriate. The etched region 220 may be formed in the cap layer 130 by using a variety of known anisotropic etching techniques, such as a reactive ion etching (RIE) process using hydrogen bromide (HBr) and argon (Ar) as the etchant gases, for example. Alternatively, an RIE process with CHF₃ and Ar as the etchant gases may be used, for example. Plasma etching may also be used in various illustrative embodiments. The etched region 220 is formed in the cap layer 130 to a depth of “X,” as shown in Figure 2. The depth “X” is less than the total thickness of the cap layer 130, leaving a thickness “Y” of the cap layer 130 in the etched region 220 of the cap layer 130. After the anisotropic etching process, the thickness “Y” of the cap layer 130 will overlay the dielectric layer 120, protecting the dielectric layer 120 from any contamination or damage resulting from subsequent removal, for example by ashing, of the photoresist material 150. Moreover, the pattern in the photoresist mask, represented by the photoresist material 150 and the opening 170, has been transferred to the cap layer 130 by the anisotropic etching process.

The distance “X” to which the anisotropic etching process proceeds, as well as the thickness “Y” that is left remaining to overlay the process layer 120, are matters of design

choice. Various considerations will determine the values of "X" and "Y," including but not limited to, the specific materials used to form the layers 120 and 130, the etch selectivity of a subsequent anisotropic etch (described below) to the materials of the layers 120 and 130, and the desired thickness of the cap layer 130 following the subsequent anisotropic etch (described below). For example, when the process layer 120 is comprised of any number of low dielectric films at a thickness of approximately 3000-7000 Å, and the cap layer 130 is comprised of TEOS oxide at a thickness of approximately 600-1500 Å, the distance "X" may be in the range of approximately 300-1000 Å and the thickness "Y" may be in the range of 300-500 Å, assuming substantially all of the cap layer 130 is to be removed during the subsequent anisotropic etching process (described below). If a substantial portion of the cap layer 130 is to remain following the subsequent anisotropic etching process, it may be desirable for "X" to be less than approximately 1000 Å and "Y" to be greater than approximately 500 Å.

Referring to Figure 3, after the anisotropic etching process is performed to define the etched region 220, the patterned photomask 150 (Figures 1-2) is stripped off, by ashing, for example. Alternatively, the patterned photomask 150 may be stripped using a 1:1 solution of sulfuric acid (H_2SO_4) to hydrogen peroxide (H_2O_2), for example. Because the dielectric layer 120 is covered by the thickness "Y" of the cap layer 130 in the etched region 220, the dielectric layer 120 will not be contaminated or damaged by the process used to remove the photoresist layer 150, by ashing, for example. As is evident from Figure 3, the pattern from the photoresist mask has been transferred to the cap layer 130. This patterned cap layer 130 will then serve as a mask for transferring the pattern to the underlying process layer 120.

Referring now to Figure 4, following removal of the patterned photoresist layer 150 (see Figures 1 and 2), a subsequent anisotropic etching process is performed. This subse-

quent anisotropic etching process will remove any remaining portion of the cap layer 130 underlying the etched region 220 and will anisotropically etch the process layer 120 underlying the etched region 220. Any suitable anisotropic etching process may be employed, including, for example, an Ar/O₂ process or a CHF₃ process.

5

This subsequent anisotropic etching process may be selected such that the ARC layer 160 and all, or a substantial part, of the cap layer 130 underlying the ARC layer 160 will be removed. For example, a CHF₃ process will etch the ARC layer 160 and all or substantially all of the cap layer 130 while simultaneously etching the process layer 120 underlying the etched region 220. In particular, the initial thickness of the ARC layer 160 and the cap layer 130 may be chosen such that all or substantially all of both layers 130, 160 will be removed during this second anisotropic etching process. Alternatively, the thicknesses of the ARC layer 160 and the cap layer 130 may be selected and the anisotropic etching process may be selected such that all or substantially all of the ARC layer 160 and all or substantially all of the cap layer 130 will remain following this subsequent anisotropic etching process. For example, a CHF₃ process can etch the remaining portion of the cap layer 130 underlying the etched region 220, as well as etch the process layer 120 underlying the etched region 220 without removing a substantial portion of the ARC layer 160 and/or the cap layer 130 underlying the ARC layer 160. The thicknesses of the ARC layer 160 and the cap layer 130 may be chosen, in view of the etch selectivity of the second anisotropic etching process with regard to the process layer 120, such that the desired portion of the cap layer 130 and/or the ARC layer 160 will remain following the second anisotropic etching process.

Figure 4 illustrates the result of using an anisotropic etching process wherein all or substantially all of the ARC layer 160, as well as the underlying cap layer 130, remains

following the subsequent anisotropic etching process. Figure 5 illustrates the result of using an anisotropic etching process wherein all or substantially all of the ARC layer 160 and all or substantially all of the cap layer 130 is removed by the subsequent anisotropic etching process. Figure 6 illustrates the result of using an anisotropic etching process that removes substantially all of the ARC layer 160 and a portion of, but not all of, the cap layer 130 underlying the ARC layer 160. That is, the cap layer 130 is "thinned" during this anisotropic etching process, but a portion of the cap layer 130 remains. As will be appreciated by the person of ordinary skill in the art having the benefit of this disclosure, a variety of configurations may be formed by appropriate selection of the anisotropic etching process. Following the subsequent anisotropic etching process, a post-etch clean may be performed.

As shown in Figure 7, a thin barrier metal layer 725A and a copper seed layer 725B (or a seed layer of another conductive material) are applied to the entire surface using vapor-phase deposition. The barrier metal layer 725A and the copper (Cu) seed layer 725B blanket-deposit an entire upper surface 730 of the process layer 120 as well as the side surfaces 732 and a bottom surface 750 of the etched region 220, forming a conductive surface 735, as shown in Figure 7. If, following the above-described subsequent anisotropic etching process, all or a portion of the ARC layer 160 and/or the cap layer 130 remain, the barrier metal layer 725A and the copper seed layer 725B will overlay those remaining portions.

The barrier metal layer 725A may be formed of at least one layer of a barrier metal material, such as tantalum (Ta) or tantalum nitride (TaN), and the like, or, alternatively, the barrier metal layer 725A may be formed of multiple layers of such barrier metal materials. For example, the barrier metal layer 725A may also be formed of titanium nitride (TiN),

titanium-tungsten, nitrided titanium-tungsten, magnesium, a sandwich barrier metal Ta/TaN/Ta material, or another suitable barrier material. Tantalum nitride (TaN) is believed to be a good diffusion barrier to copper (Cu). Tantalum (Ta) is believed to be easier to deposit than tantalum nitride (Ta₂N₅), while tantalum nitride (Ta₂N₅) is easier to subject to a chemical mechanical polishing (CMP) process than tantalum (Ta). The copper seed layer 725B may be formed on top of the one or more barrier metal layers 725A by physical vapor deposition (PVD) or chemical vapor deposition (CVD), for example.

The bulk of the copper trench-fill is frequently done using an electroplating technique, where the conductive surface 735 is mechanically clamped to an electrode (not shown) to establish an electrical contact, and the structure layer 100 and overlying layers are then immersed in an electrolyte solution containing copper (Cu) ions. An electrical current is then passed through the workpiece-electrolyte system to cause reduction and deposition of copper (Cu) on the conductive surface 735. In addition, an alternating-current bias of the workpiece-electrolyte system has been considered as a method of self-planarizing the deposited copper (Cu) film, similar to the deposit-etch cycling used in high-density plasma (HDP) tetraethyl orthosilicate (TEOS) dielectric depositions.

As shown in Figure 8, this process typically produces a conformal coating of a copper (Cu) layer 840 of substantially constant thickness across the entire conductive surface 735. The copper (Cu) layer 840 may then be annealed using a rapid thermal anneal (RTA) process. For example, the copper (Cu) layer 840 may be annealed using an RTA process performed at a temperature ranging from approximately 100-400°C for a time ranging from approximately 10-180 seconds. Alternatively, the copper (Cu) layer 840 may be annealed using a furnace anneal process at a temperature ranging from approximately 100-400°C for a time

ranging from approximately 10-90 minutes. In various alternative embodiments, the copper (Cu) layer 840 may be annealed using a rapid thermal anneal (RTA) process performed at a temperature ranging from approximately 250-350°C for a time ranging from approximately 10-180 seconds. In still other various illustrative embodiments, the copper (Cu) layer 840 may be annealed using a furnace anneal process at a temperature ranging from approximately 250-350°C for a time ranging from approximately 10-90 minutes. The use of an anneal process and/or the conditions under which it may be performed should not be considered a necessary feature of the present invention unless specifically set forth in the appended claims.

As shown in Figure 9, following the post-deposition anneal described above, the copper (Cu) layer 840 is planarized using chemical mechanical polishing (CMP) techniques. The planarization using CMP clears copper (Cu) and barrier metal from the entire upper surface 730 of the process layer 120, leaving a copper (Cu) portion 940 of the copper (Cu) layer 840 remaining to form a copper (Cu) interconnect 945, adjacent remaining portions 925A and 925B of the one or more barrier metal layers 725A and copper seed layer 725B, respectively, as shown in Figure 7. If any portion of the ARC layer 160 and/or the cap layer 130 remain following the second anisotropic etching process, those remaining portions may be removed during the CMP process, as desired.

Figures 10-18 schematically illustrate a dual-damascene copper interconnect process flow utilizing aspects of the present invention. Figure 10 illustrates a structure layer 100 on which a first process layer 120 has been formed. The first process layer 120 may comprise a dielectric layer as described above in connection with Figures 1-9. Various materials that may be used to form the process layer 120 and the various ways in which it may be formed

were described above. A cap layer 130 is formed above the first process layer 120, and the materials that may be used to form the cap layer 130 and the various ways in which it may be formed were described above in connection with Figures 1-9. An anti-reflective coating (ARC) layer 160 is formed above the cap layer 130 in the manner and using materials described above in connection with Figures 1-9. A layer of photoresist material 150 is formed above the ARC layer 160, and an opening 170 is formed in the layer of photoresist material 150 using well-known photolithography techniques.

An anisotropic etching process is performed through the opening 170 in the layer of photoresist material 150 to create an etched region 220. The etched region 220 extends through the ARC layer 160 and into the cap layer 130, as illustrated in Figure 10. A single or multiple anisotropic etching processes may be utilized in forming the etched region 220, as appropriate. The depth to which the etched region 220 will extend into the cap layer 130 is a matter of design choice as described above in connection with Figure 2. Generally, in the illustrative example shown in Figures 10-18, the initial anisotropic etching process to form the etched region 220 illustrated in Figure 10 will leave a substantial portion of the cap layer 130 underlying the etched region 220. That is, in the embodiment illustrated in Figure 10, the length of the sidewall 1020 into the cap layer 130 will typically be less than the distance "X" illustrated in the embodiment of Figure 2. The etched region 220 will extend to a surface 1030 in the cap layer 130 of Figure 10.

Following the first anisotropic etch to begin the etched region 220 in the cap layer 130, the layer of photoresist material 150 will be removed, for example, by ashing. Because the dielectric layer 120 remains covered by at least a portion of the cap layer 130, it is

protected from contamination or damage that may occur during the ashing of the photoresist material 150.

Referring now to Figure 11, following removal of the layer of photoresist material
5 (see Figure 10), a second layer of photoresist material 1150 will be formed above the ARC layer 160. An opening 1170 will be formed in the layer of photoresist material 1150. The opening 1170 will be larger than the opening 170 illustrated in Figure 10, leaving an upper surface 1110 of the ARC layer 160 exposed.

Referring now to Figure 12, a second anisotropic etching process will be performed
10 through the opening 1170 in the layer of photoresist material 1150. This anisotropic etching process will extend and enlarge the etched region 220 to include an additional portion of the ARC layer 160 and an enlarged area of the cap layer 130. After the second anisotropic etching process, the etched region 220 will extend to a surface 1230 in the cap layer 130 and
15 to a surface 1210 in the cap layer 130. Sidewalls 1220 and 1240 will be formed in the cap layer 130. As in the case of the first anisotropic etching process, a single or multiple anisotropic etching processes may be utilized as the second anisotropic etching process to enlarge and extend the etched region 220. The depth to which the etched region 220 will extend into the cap layer 130 after the second anisotropic etching process is a matter of design choice.
20 However, following the second anisotropic etching process (whether a single or multiple processes), at least a portion of the cap layer 130 will remain underlying the etched region 220 to protect the process layer 120 from exposure to any process conditions used to remove the photoresist layer 1150 and from any result of such removal.

As illustrated in Figure 13, following this second anisotropic etching process, the layer of photoresist material 1150 will be removed, for example, by ashing. Because the dielectric layer 120 remains protected by at least a portion of the cap layer 130, it will not be subject to contamination or damage due to any process used to remove the layer of photo-
5 resist material 1150. Following removal of the photoresist material 1150, a portion of the ARC layer 160 will remain and a step-wise pattern will have been formed in the cap layer 130.

Following removal of the photoresist material 1150, a third anisotropic etching
10 process will be performed. Figures 14 and 15 illustrate the progression and end result of one possible third anisotropic etching process. In the process illustrated in Figures 14 and 15, the anisotropic etching process will not substantially affect the ARC layer 160 and the portion of the cap layer 130 underlying that portion of the ARC layer 160. Rather, the anisotropic etching process will etch the exposed portion of the cap layer 130 as well as the underlying
15 first process layer 120. That is, the step-wise pattern formed in the cap layer (see Figure 13) will be extended through the cap layer 130 and into the first process layer 120. As illustrated in Figure 15, one possible third anisotropic etching process will extend the etched region 220 to an upper surface 1530 of the structure layer 100. In addition, the anisotropic etching process will extend to surfaces 1510 within the first process layer 120, creating sidewalls
20 1520 and 1540 in the first process layer 120.

Figures 16 and 17 show another possibility for the progression and end result of the third anisotropic etching process. For example, the third anisotropic etching process may be selected such that it will etch away substantially all of the remaining portion of the ARC layer
25 160 and begin to etch into the underlying cap layer portion 130, as shown in Figure 16. As

illustrated in Figure 17, this third anisotropic etching process may extend the etched region 220 to an upper surface 1730 of the structure layer 100 as well as to surfaces 1710 within the first process layer 120. Again, sidewalls 1720 and 1740 will be created in the first process layer 120. In this particular third anisotropic etching process, substantially all of the ARC layer 160 will have been completely removed and all or substantially all of the cap layer 130 will also have been removed, leaving an exposed upper surface 1750 of the first process layer 120. As discussed in connection with Figures 4-6 above, the thicknesses of the cap layer 130 and the ARC layer 160 may be selected, in view of the selectivity of the third anisotropic etching process, such that any desired thickness, if any, of the cap layer 130 and/or the ARC layer 160 will remain following the third anisotropic etching process.

Figure 18 illustrates an end result when yet another illustrative third anisotropic etching process has been selected. In the example of Figure 18, the anisotropic etching process has been selected such that it will remove substantially all of the ARC layer 160 and a portion of the underlying cap layer 130. In this illustrative example, the cap layer 130 is "thinned" by the third anisotropic etching process, but it is not removed entirely. Rather, a portion of the cap layer 130 will remain. The etched region 220 will be extended to the upper surface 1730 of the structure layer 100 and to the surface 1710 within the process layer 120. Again, the sidewalls 1720 and 1740 will have been formed within the first process layer 120. This particular third anisotropic etching process will extend to create an upper surface 1850 within the cap layer 130. The extent to which the ARC layer 160 and the cap layer 130 are to remain or be removed during the third anisotropic etching process is a matter of design choice and, together with the thicknesses of the layers 130 and 160, will determine the particular process used for the third anisotropic etching process as well as the various parameters associated with such process, such as, duration and chemistry. Any portion of the

ARC layer 160 and/or the cap layer 130 that remains after the third anisotropic etching process may be removed, if desired, by a CMP process performed later. Alternatively, those remaining portions may be removed by other suitable or desirable techniques.

5 Following the third anisotropic etching process, three possible results of which are illustrated in Figures 15, 17 and 18, a barrier layer will be deposited as described in connection with Figures 1-9. Following formation of the barrier layer, a conductive material will be deposited, as before. When the conductive material to be deposited is copper, a copper seed layer may first be formed above the barrier layer before an electroplating process is used to
10 coat a layer of copper over the device. Following the deposition of the conductive material, the process may continue as described in connection with Figures 7-9.

 Figures 19-24 schematically illustrate another dual-damascene copper interconnect process flow utilizing various aspects of the present invention. As shown in Figure 19, a
15 structure layer 100 has formed above it a first process layer 120, for example, a dielectric layer. A first cap layer 130 is formed above the first process layer 120, and a second cap layer 1980 is formed above the first cap layer 130. As will be appreciated by the person of ordinary skill in the art having benefit of this disclosure, the materials used to form the first cap layer 130 and the second cap layer 1980, as well as the thicknesses of the first cap layer
20 130 and the second cap layer 1980, will be chosen in view of etch selectivities, for examples. An ARC layer 1960 is formed above the second cap layer 1980, and a layer of photoresist material 1950 is formed above the ARC layer 1960. An opening 1970 is formed in the layer of photoresist material 1950 through which an anisotropic etching process will be performed.

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2

As illustrated in Figure 21, the second anisotropic etching process will extend the etched region 1920 further into the first cap layer 130 to a surface 2130 in the first cap layer 130. In the circumstance where the first anisotropic etching process does not invade the first cap layer 130 (not illustrated), the second anisotropic etching process will extend the etched region 1920 through any remaining portion of the second cap layer 1980 and into the first cap layer 130, creating a sidewall 2120 in the first cap layer 130. The second anisotropic etching process will also etch that portion of the ARC layer 1960 (see Figure 20) not underlying the layer of photoresist material 2050, and will etch at least a portion of the second cap layer 1980, as illustrated in Figure 21. The second anisotropic etching process will extend to a surface 2110 within the second cap layer 1980.

Following the second anisotropic etching process, the layer of photoresist material 2050 will be removed, for example, by ashing or other suitable process. Because the first process layer 120 remains covered by at least a portion of the first cap layer 130, the first process layer 120 will not be subject to damage that might otherwise be created by any process utilized to remove the layer of photoresist material 2050. Figure 22 illustrates the structure following removal of the layer of photoresist material 2050.

Following removal of the layer of photoresist material 2050, a third anisotropic etching process will be performed. As illustrated in Figure 23, this third anisotropic etching process will extend the etched region 1920 to an upper surface 2330 of the structure layer 100. This third anisotropic etching process will also extend to a surface 2310 within the first process layer 120, creating sidewalls 2320 and 2340 within the first process layer 120. The sidewall 2340, in the illustration of Figure 23, will extend from within the first process layer

120 upward through the first cap layer 130, the second cap layer 1980, and the ARC layer 1960.

Figure 24 illustrates an alternative result from the third anisotropic etching process.

5 In the illustration of Figure 24, the third anisotropic etching process has been selected such that it will etch the ARC layer 1960, the second cap layer 1980, and at least a portion of the first cap layer 130. That is, the cap layer 130 will be thinned during the third anisotropic etching process. By selecting an appropriate third anisotropic etching process, the first cap layer 130 may be completely, or substantially completely, removed during the third anisotropic etching process. Alternatively, the first cap layer 130 may be allowed to remain in its entirety, and the third anisotropic etching process may etch some or all of the second cap layer 1980.

10 Following the third anisotropic etching process, a conductive interconnect and trench may be formed as discussed in connection with Figures 7-9. In particular, referring to Figure 24, the barrier layer may be formed over the surface 2330 of the structure layer 100, along the sidewalls 2320 and 2340 in the first process layer 120, and over the surface 2310 in the first process layer 120. That portion of the conductive material that ultimately overlays the surface 2330 of the structure layer 100 may comprise, for example, a conductive plug, whereas that portion of the conductive material that ultimately overlays the surface 2310 in the first process layer 120 may comprise, for example, a conductive trench. If any portion of the first cap layer 130, the second cap layer 1980 and/or the ARC layer 1960 remains following the third anisotropic etch, all or a portion of those layers may be removed, if desired, by a chemical mechanical polishing (CMP) process used to remove excess conduc-

tive material during formation of the conductive plug and trench. This CMP step was described in connection with Figures 8 and 9.

Figures 25-28 schematically illustrate yet another dual-damascene copper interconnect process flow utilizing various aspects of the present invention. Referring to Figure 25, a structure layer 100 has formed above it a first process layer 120. As before, the first process layer 120 may comprise a dielectric layer, and in particular, a low k dielectric layer. A buried hard mask 2540 may be formed above the first process layer 120. The hard mask 2540 may be comprised of a variety of materials, *e.g.*, silicon nitride, TEOS oxide, etc. The hard mask 2540 may have an opening 2590 therein. A second process layer 2530 is formed above the first process layer 120 and above the hard mask 2540. In the opening 2590 in the hard mask 2540, the second process layer 2530 adjoins the first process layer 120. A cap layer 2580 is formed above the second process layer 2530, and an ARC layer 2560 is formed above the cap layer 2580. A layer of photoresist material 2550 is formed above the ARC layer 2560, and an opening 2570 is formed in the layer of the photoresist material 2550. A first anisotropic etching process is performed through the opening 2570 to form the etched region 2520 that includes the ARC layer 2560 and a portion of the cap layer 2580.

Referring to Figure 26, following the first anisotropic etching process, the layer of photoresist material 2550 is removed from atop the ARC layer 2560, for example, by ashing or other suitable process. Because the first process layer 120 and the second process layer 2530 are protected by at least a portion of the cap layer 2580, they are not exposed to potential damage that could be caused by removal of the layer of photoresist material 2550.

Referring now to Figure 27, following removal of the layer of photoresist material 2550, a subsequent anisotropic etching process is performed. In the illustration of Figure 27, this subsequent anisotropic etching process is chosen such that the ARC layer 2560 will not be consumed. As a result, the cap layer 2580 underlying the ARC layer 2560 will also not be consumed. The subsequent anisotropic etching process extends the etched region 2520 to an upper surface 2710 of the hard mask 2540. In the region of the opening 2590 in the hard mask 2540, the subsequent anisotropic etching process will extend the etched region 2520 to an upper surface 2730 of the structure layer 100. A sidewall 2720 is created in the first process layer 120 which is substantially aligned with an edge 2760 of the hard mask 2540. A sidewall 2740 in the etched region 2520 is substantially aligned with an edge 2770 of the hard mask 2540.

Referring to Figure 28, the subsequent anisotropic etching process following the removal of the layer of photoresist material 2550 may be chosen to remove the ARC layer 2560 and at least a portion of the cap layer 2580. Alternatively, the subsequent anisotropic etching process may be chosen to remove the ARC layer 2560 and all or substantially all of the cap layer 2580.

Following the subsequent anisotropic etching process, as illustrated in Figures 27 and 28, for example, the formation of an interconnect may be completed as discussed in connection with Figures 7-9. That is, a barrier metal layer may be deposited along the top surface of the sandwiched structure and in the opening 2520, following by a copper seed layer, for example, and an electroplating of a copper material to fill the opening 2520. Subsequent chemical mechanical polishing steps may be performed to remove any excess conductive

material along with any desirable portion of the remaining ARC layer 2560 and cap layer 2580.

The particular embodiments disclosed above are illustrative only, as the invention
5 may be modified and practiced in different but equivalent manners apparent to those skilled
in the art having the benefit of the teachings herein. Furthermore, no limitations are intended
to the details of construction or design herein shown, other than as described in the claims
below. It is therefore evident that the particular embodiments disclosed above may be altered
or modified and all such variations are considered within the scope and spirit of the invention.

10 Accordingly, the protection sought herein is as set forth in the claims below.

CLAIMS

WHAT IS CLAIMED:

1. A method for patterning a process layer in a semiconductor device,
5 comprising:

forming the process layer above a structure layer;

forming a cap layer above the process layer;

forming a photoresist layer above the cap layer;

forming an opening in the photoresist layer;

10 performing a first anisotropic etch into a region of the cap layer underlying the
opening in the photoresist layer to form an etched region in the cap layer,

leaving a portion of the cap layer in the etched region;

removing the photoresist layer from above the cap layer; and

15 performing a second anisotropic etch to form an etch pattern in the process layer.

2. The method of claim 1, wherein forming the process layer above a structure
layer comprises forming a dielectric layer above a structure layer.

3. The method of claim 2, wherein forming a dielectric layer above a structure
20 layer comprises depositing a dielectric layer above a structure layer.

4. The method of claim 3, wherein depositing a dielectric layer above a structure
layer comprises depositing a dielectric layer of a material having a dielectric constant less
than approximately 4 above a structure layer.

5. The method of claim 1, wherein forming a cap layer above the process layer comprises depositing a cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the process layer.

6. The method of claim 1, further comprising forming an anti-reflective coating layer above the cap layer before forming a photoresist layer above the cap layer.

7. The method of claim 6, wherein performing a first anisotropic etch into a region of the cap layer underlying the opening in the photoresist layer comprises performing a first anisotropic etch through a region of the anti-reflective coating layer underlying the opening in the photoresist layer and into a region of the cap layer underlying the opening in the photoresist layer.

8. The method of claim 7, further comprising removing all of the anti-reflective coating layer and at least substantially all of the cap layer while performing the second anisotropic etch.

9. The method of claim 7, further comprising removing the anti-reflective coating layer and the cap layer.

10. The method of claim 7, further comprising:
removing a portion of the anti-reflective coating layer while performing the second anisotropic etch; and
thereafter, removing a remaining portion of the anti-reflective coating layer and removing at least substantially all of the cap layer.

11. The method of claim 10, wherein removing a remaining portion of the anti-reflective coating layer and removing at least substantially all of the cap layer comprises removing a remaining portion of the anti-reflective coating layer by a chemical mechanical
5 polishing process and removing at least substantially all of the cap layer by a chemical mechanical polishing process.

12. The method of claim 6, wherein forming an anti-reflective coating layer above the cap layer comprises forming an anti-reflective coating layer of at least one of silicon
10 nitride, silicon oxynitride and silicon carbide above the cap layer.

13. The method of claim 12, wherein forming a cap layer above the process layer comprises forming a cap layer of at least one of TEOS oxide, silicon nitride and silicon
15 carbide above the process layer.

14. The method of claim 1, wherein removing the photoresist layer from above the cap layer comprises ashing the photoresist layer from above the cap layer.

15. The method of claim 1, wherein performing a first anisotropic etch into a
20 region of the cap layer underlying the opening in the photoresist layer comprises performing a first anisotropic etch by one of plasma etching and wet chemical etch into a region of the cap layer underlying the opening in the photoresist layer.

16. The method of claim 1, wherein performing a second anisotropic etch to form an etch pattern in the process layer comprises performing a second anisotropic etch by one of plasma etching and wet chemical etch to form an etch pattern in the process layer.

17. The method of claim 1, further comprising removing at least substantially all of the cap layer while performing the second anisotropic etch.

18. The method of claim 1, further comprising:
thinning the cap layer while performing the second anisotropic etch; and
thereafter, removing a remaining portion of the cap layer.

19. The method of claim 18, wherein removing a remaining portion of the cap layer comprises removing a remaining portion of the cap layer by a chemical mechanical polishing process.

20. The method of claim 1, further comprising removing the cap layer.

21. The method of claim 1, wherein the structure layer comprises a semiconductor substrate.

22. The method of claim 1, wherein the structure layer comprises a layer of conductive material.

23. The method of claim 22, wherein the layer of conductive material comprises a patterned layer of conductive material.

24. A method for forming a conductive interconnect in a semiconductor device,
comprising:

forming a dielectric layer above a structure layer;

5 forming a cap layer above the dielectric layer;

forming a photoresist layer above the cap layer;

forming an opening in the photoresist layer;

performing a first anisotropic etch into a region of the cap layer underlying the

opening in the photoresist layer to form an etched region in the cap layer,

10 leaving a portion of the cap layer in the etched region;

removing the photoresist layer from above the cap layer;

performing a second anisotropic etch to form an opening in the dielectric layer, the

opening in the dielectric layer having a sidewall;

forming a barrier layer above at least the sidewall of the opening in the dielectric

15 layer;

forming a conductive material in at least the opening in the dielectric layer; and

removing the cap layer.

25 20 25 The method of claim 24, wherein forming a dielectric layer above a structure
layer comprises depositing a dielectric layer above a structure layer.

26. The method of claim 25, wherein depositing a dielectric layer above a structure layer comprises depositing a dielectric layer of a material having a dielectric constant less than approximately 4 above a structure layer.

27. The method of claim 25, wherein depositing a dielectric layer above a structure layer comprises depositing a dielectric layer of silicon dioxide above a structure layer.

28. The method of claim 25, wherein depositing a dielectric layer above a structure layer comprises depositing a dielectric layer of a material having a dielectric constant less than about 4.0 above a structure layer.

29. The method of claim 24, wherein forming a cap layer above the dielectric layer comprises depositing a cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the dielectric layer.

30. The method of claim 24, wherein removing the photoresist layer from above the cap layer comprises ashing the photoresist layer from above the cap layer.

31. The method of claim 24, wherein performing a first anisotropic etch into a region of the cap layer underlying the opening in the photoresist layer comprises performing a first anisotropic etch by one of plasma etch and wet chemical etch into a region of the cap layer underlying the opening in the photoresist layer.

32. The method of claim 24, wherein performing a second anisotropic etch to form an opening in the dielectric layer comprises performing a second anisotropic etch by one of plasma etch and wet chemical etch to form an opening in the dielectric layer.

33. The method of claim 24, wherein forming a barrier layer above at least the sidewall of the opening in the dielectric layer comprises forming a layer of at least one of

tantalum, tantalum nitride and titanium nitride above at least the sidewalls of the opening in the dielectric layer.

34. The method of claim 24, wherein forming a barrier layer above at least the
5 sidewall of the opening in the dielectric layer comprises forming a layer of at least one of titanium-tungsten, nitrided titanium-tungsten, and magnesium above at least the sidewall of the opening in the dielectric layer.

35. The method of claim 24, wherein forming a conductive material in at least the
10 opening in the dielectric layer comprises forming a conductive material of copper in at least the opening in the dielectric layer.

36. The method of claim 24, wherein removing the cap layer comprises removing
15 the cap layer by a chemical mechanical polishing process.

37. The method of claim 24, wherein performing a second anisotropic etch to
form an opening in the dielectric layer comprises performing a second anisotropic etch to
form an opening in the dielectric layer and to thin the cap layer.

38. The method of claim 37, wherein removing the cap layer comprises removing
20 a remaining portion of the cap layer.

39. The method of claim 24, wherein forming a conductive material in at least the
opening in the dielectric layer comprises:

25 depositing a copper seed layer above the barrier layer; and

forming copper material in the opening using an electroplating process.

40. The method of claim 39, further comprising performing a chemical mechanical polishing process to remove an excess of copper.

5

41. The method of claim 40, wherein removing the cap layer comprises removing the cap layer by a chemical mechanical polishing process.

42. The method of claim 24, wherein the structure layer comprises a semiconductor substrate.

43. The method of claim 24, wherein the structure layer comprises a layer of conductive material.

44. The method of claim 43, wherein the layer of conductive material comprises a patterned layer of conductive material.

45. A method for forming a conductive interconnect in a semiconductor device, comprising:

forming a first process layer above a semiconductor substrate;

forming a second process layer above the first process layer;

forming a mask above the second process layer, the mask having an opening therein;

performing a first anisotropic etch into a region of the second process layer underlying the opening in the mask;

removing the mask from above the second process layer;

performing a second anisotropic etch to form an opening in the first process layer; and
forming a conductive material in the opening in the first process layer.

46. The method of claim 45, wherein forming a first process layer comprises

5 forming a first process layer of a dielectric material.

47. The method of claim 46, wherein the dielectric material comprises a dielectric
material having a dielectric constant less than approximately 4.

10 48. The method of claim 46, wherein the dielectric material comprises at least one
of silicon dioxide, and a material having a dielectric constant of less than about 4.0.

49. The method of claim 45, wherein forming a second process layer above the
first process layer comprises forming a cap layer above the first process layer.

15 50. The method of claim 49, wherein forming a cap layer above the first process
layer comprises forming a layer of at least one of TEOS oxide, silicon nitride and silicon
carbide above the first process layer.

20 51. The method of claim 45, wherein forming a mask above the second process
layer comprises forming a mask above the second process layer using a photoresist material.

52. The method of claim 51, wherein removing the mask from above the second
process layer comprises ashing the photoresist material from above the second process layer.

25

53. The method of claim 45, wherein performing a second anisotropic etch to form an opening in the first process layer comprises performing a second anisotropic etch to form an opening in the first process layer and to thin the second process layer.

5 54. The method of claim 45, wherein performing a second anisotropic etch to form an opening in the first process layer comprises performing a second anisotropic etch to form an opening in the first process layer and to remove at least substantially all of the second process layer from above the first process layer.

10 55. The method of claim 45, wherein forming a conductive material in the opening in the first process layer comprises forming a conductive material of copper in the opening in the first process layer.

15 56. The method of claim 45, further comprising depositing a copper seed layer in at least the opening in the first process layer before forming a conductive material.

57. The method of claim 56, wherein forming a conductive material in the opening in the first process layer comprises forming a conductive material of copper in the opening in the first process layer by using an electroplating process.

20 58. The method of claim 45, further comprising forming a barrier layer in at least the opening in the first process layer before forming a conductive material in the opening in the first process layer.

59. A method for patterning a process layer in a semiconductor device, comprising:

forming a process layer above a structure layer;

forming a cap layer above the process layer;

5 forming a first photoresist layer above the cap layer;

forming a first opening in the first photoresist layer;

performing a first anisotropic etching process into a region of the cap layer underlying the first opening in the first photoresist layer to form an etched region in the cap layer, leaving a portion of the cap layer in the etched region;

10 removing the first photoresist layer from above the cap layer;

forming a second photoresist layer above the cap layer;

forming a second opening in the second photoresist layer;

performing a second anisotropic etching process into a region of the cap layer underlying the second opening in the second photoresist layer to enlarge the etched region in the cap layer, leaving a second portion of the cap layer in the etched region;

15 removing the second photoresist layer from above the cap layer; and

performing a third anisotropic etching process to form an etched pattern in the process layer.

20

60. The method of claim 59, wherein forming a process layer above the structure layer comprises forming a dielectric layer above the structure layer.

61. The method of claim 60, wherein forming a dielectric layer above the structure layer comprises depositing a dielectric layer above the structure layer.

25

62. The method of claim 61, wherein depositing a dielectric layer above the structure layer comprises depositing a dielectric layer of a material having a dielectric constant less than approximately 4 above the structure layer.

5

63. The method of claim 59, wherein forming a cap layer above the process layer comprises depositing a cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the process layer.

64. The method of claim 59, further comprising forming an anti-reflective coating layer above the cap layer before forming the first photoresist layer above the cap layer.

65. The method of claim 64, wherein performing a first anisotropic etching process into a region of the cap layer underlying the first opening in the first photoresist layer comprises performing a first anisotropic etching process through a region of the anti-reflective coating layer underlying the first opening in the first photoresist layer and into a region of the cap layer underlying the first opening in the first photoresist layer.

66. The method of claim 65, further comprising removing all of the anti-reflective coating layer and at least substantially all of the cap layer while performing the third anisotropic etching process.

67. The method of claim 65, further comprising removing the anti-reflective coating layer and the cap layer.

25

68. The method of claim 67, wherein removing the anti-reflective coating and the cap layer comprises removing the anti-reflective coating layer and the cap layer by a chemical mechanical polishing process.

69. The method of claim 64, wherein forming an anti-reflective coating layer above the cap layer comprises forming an anti-reflective coating layer of at least one of silicon nitride, silicon oxynitride and silicon carbide above the cap layer.

70. The method of claim 59, wherein removing the first photoresist layer from above the cap layer comprises ashing the first photoresist layer from above the cap layer.

71. The method of claim 70, wherein removing the second photoresist layer from above the cap layer comprises ashing the second photoresist layer from above the cap layer.

72. The method of claim 59, wherein removing the second photoresist layer from above the cap layer comprises ashing the second photoresist layer from above the cap layer.

73. The method of claim 59, further comprising removing at least substantially all of the cap layer while performing the third anisotropic etching process.

74. The method of claim 59, further comprising:
thinning the cap layer while performing the third anisotropic etching process; and
thereafter, removing a remaining portion of the cap layer.

75. The method of claim 74, wherein removing a remaining portion of the cap layer comprises removing a remaining portion of the cap layer by a chemical mechanical polishing process.

76. The method of claim 59, wherein the structure layer comprises a semiconductor substrate.

77. The method of claim 59, wherein the structure layer comprises a layer of conductive material.

78. A method for patterning a process layer in a semiconductor device, comprising:

forming a process layer above a structure layer;

forming a first cap layer above the process layer;

forming a second cap layer above the first cap layer;

forming a first photoresist layer above the second cap layer;

forming a first opening in the first photoresist layer;

performing a first anisotropic etching process into a region of the second cap layer

underlying the first opening in the first photoresist layer to form an etched

region in the second cap layer;

removing the first photoresist layer from above the second cap layer;

forming a second photoresist layer above the second cap layer;

forming a second opening in the second photoresist layer, the second opening in the

second photoresist layer overlying the etched region in the second cap layer;

performing a second anisotropic etching process into a region of the second cap layer underlying the second opening in the second photoresist layer and into a region of the first cap layer underlying the second opening in the second photoresist layer to form a second etched region in the first and second cap layers, leaving at least a portion of the first cap layer in the second etched region;

removing the second photoresist layer from above the second cap layer; and performing a third anisotropic etching process to form an etched pattern in the process layer.

79. The method of claim 78, wherein forming a process layer above a structure layer comprises forming a dielectric layer above a structure layer.

80. The method of claim 79, wherein forming a dielectric layer above a structure layer comprises depositing a dielectric layer above a structure layer.

81. The method of claim 80, wherein depositing a dielectric layer above a structure layer comprises depositing a dielectric layer of a material having a dielectric constant less than approximately 4 above a structure layer.

82. The method of claim 78, wherein forming a first cap layer above the process layer comprises depositing a first cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the process layer.

83. The method of claim 78, wherein forming a second cap layer above the first cap layer comprises depositing a second cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the first cap layer.

84. The method of claim 78, further comprising forming an anti-reflective coating layer above the second cap layer before forming the first photoresist layer above the second cap layer.

85. The method of claim 84, wherein performing a first anisotropic etching process into a region of the second cap layer underlying the first opening in the first photoresist layer comprises performing a first anisotropic etching process through a region of the anti-reflective coating layer underlying the first opening in the first photoresist layer and into a region of the second cap layer underlying the first opening in the first photoresist layer.

86. The method of claim 85, further comprising removing all of the anti-reflective coating layer and at least substantially all of the second cap layer while performing the third anisotropic etching process.

87. The method of claim 85, further comprising removing all of the anti-reflective coating layer, all of the second cap layer, and at least substantially all of the first cap layer while performing the third anisotropic etching process.

88. The method of claim 85, further comprising removing the anti-reflective coating layer, the second cap layer and the first cap layer.

89. The method of claim 84, wherein forming an anti-reflective coating layer above the second cap layer comprises forming an anti-reflective coating layer of at least one silicon nitride, silicon oxynitride and silicon carbide above the second cap layer.

90. The method of claim 89, wherein forming a first cap layer above the process layer comprises forming a first cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the process layer.

91. The method of claim 89, wherein forming a second cap layer above the first cap layer comprises forming a second cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the first cap layer.

92. The method of claim 78, wherein removing the first photoresist layer from above the second cap layer comprises ashing the first photoresist layer from above the second cap layer.

93. The method of claim 78, wherein removing the second photoresist layer from above the second cap layer comprises ashing the second photoresist layer from above the second cap layer.

94. The method of claim 78, further comprising removing at least substantially all of the first cap layer while performing the third anisotropic etching process.

95. The method of claim 78, further comprising removing at least substantially all of the second cap layer while performing the third anisotropic etching process.

96. The method of claim 78, further comprising:
thinning the first cap layer while performing the third anisotropic etching process; and
thereafter, removing a remaining portion of the first cap layer.

97. The method of claim 96, wherein removing a remaining portion of the first cap layer comprises removing a remaining portion of the first cap layer by a chemical mechanical polishing process.

98. The method of claim 78, wherein the structure layer comprises a semiconductor substrate.

99. The method of claim 78, wherein the structure layer comprises a layer of conductive material.

100. The method of claim 99, wherein the layer of conductive material comprises a patterned layer of conductive material.

101. A method for patterning first and second process layers in a semiconductor device, comprising:

forming a first process layer above a structure layer;

forming a hard mask layer above the first process layer, the hard mask layer having an opening therein;

forming a second process layer above the hard mask layer and above the opening in the hard mask layer;

forming a cap layer above the second process layer;
forming a photoresist layer above the cap layer;
forming an opening in the photoresist layer;
performing a first anisotropic etching process into a region of the cap layer underlying
5 the opening in the photoresist layer to form an etched region in the cap layer,
leaving a portion of the cap layer in the etched region;
removing the photoresist layer from above the cap layer; and
performing a second anisotropic etching process to extend at least a portion of the
etched region in the cap layer to a surface of the structure layer.

10 102. The method of claim 101, wherein forming the first process layer above a
structure layer comprises forming a first dielectric layer above a structure layer.

15 103. The method of claim 101, wherein forming a second process layer above the
hard mask layer and above the opening in the hard mask layer comprises forming a second
dielectric layer above the hard mask layer and above the opening in the hard mask layer.

20 104. The method of claim 102, wherein forming a first dielectric layer above the
structure layer comprises depositing a first dielectric layer above the structure layer.

105. The method of claim 103, wherein forming a second dielectric layer comprises
depositing a second dielectric layer.

106. The method of claim 104, wherein depositing a first dielectric layer comprises depositing a first dielectric layer of a material having a dielectric constant less than approximately 4.

107. The method of claim 105, wherein depositing a second dielectric layer comprises depositing a second dielectric layer of a material having a dielectric constant less than approximately 4.

108. The method of claim 101, wherein forming a cap layer above the second process layer comprises depositing a cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the second process layer.

109. The method of claim 101, further comprising forming an anti-reflective coating layer above the cap layer before forming a photoresist layer above the cap layer.

110. The method of claim 109, wherein performing a first anisotropic etching process into a region of the cap layer underlying the opening in the photoresist layer comprises performing a first anisotropic etching process through a region of the anti-reflective coating layer underlying the opening in the photoresist layer and into a region of the cap layer underlying the opening in the photoresist layer.

111. The method of claim 110, further comprising removing all of the anti-reflective coating layer and at least substantially all of the cap layer while performing the second anisotropic etching process.

112. The method of claim 110, further comprising:

removing a portion of the anti-reflective coating layer while performing the second anisotropic etching process; and

thereafter, removing a remaining portion of the anti-reflective coating layer and removing at least substantially all of the cap layer.

113. The method of claim 109, wherein forming an anti-reflective coating layer above the cap layer comprises forming an anti-reflective coating layer of at least one of silicon nitride, silicon oxynitride and silicon carbide above the cap layer.

114. The method of claim 113, wherein forming a cap layer above the second process layer comprises forming a cap layer of at least one of TEOS oxide, silicon nitride and silicon carbide above the second process layer.

115. The method of claim 101, wherein removing the photoresist layer from above the cap layer comprises ashing the photoresist layer from above the cap layer.

116. The method of claim 101, wherein performing a first anisotropic etching process into a region of the cap layer underlying the opening in the photoresist layer comprises performing a first anisotropic etching process by one of plasma etching and wet chemical etching into a region of the cap layer underlying the opening in the photoresist layer.

117. The method of claim 101, wherein performing a second anisotropic etching process comprises performing a second anisotropic etching process by plasma etching.

118. The method of claim 101, further comprising removing at least substantially all of the cap layer while performing the second anisotropic etching process.

5 119. The method of claim 101, further comprising:
thinning the cap layer while performing the second anisotropic etching process; and
thereafter, removing a remaining portion of the cap layer.

10 120. The method of claim 119, wherein removing a remaining portion of the cap layer comprises removing a remaining portion of the cap layer by a chemical mechanical polishing process.

15 121. The method of claim 101, wherein the structure layer comprises a semiconductor substrate.

122. The method of claim 101, wherein the structure layer comprises a layer of conductive material.

20 123. The method of claim 122, wherein the layer of conductive material comprises a patterned layer of conductive material.

ABSTRACT OF THE DISCLOSURE

A method is provided for forming a conductive interconnect in a semiconductor device. The method comprises forming a dielectric layer above a structure layer, forming a cap layer above the dielectric layer, forming a photoresist layer above the cap layer, and forming an opening in the photoresist layer. A first anisotropic etch is performed into a region of the cap layer underlying the opening in the photoresist layer to form an etched region in the cap layer, leaving a portion of the cap layer in the etched region. The pattern in the photoresist is transferred into the cap layer. The photoresist layer is removed from above the cap layer while the remaining portion of the cap layer in the etched region protects the dielectric layer from damage by the photoresist removal process. A second anisotropic etch is performed to form an opening in the dielectric layer, the opening in the dielectric layer having a sidewall. A barrier layer is formed above at least the sidewall of the opening in the dielectric layer, and a conductive material is deposited to fill at least the opening in the dielectric layer.




Figure 1




Figure 2




Figure 6




Figure 7




Figure 8




Figure 9




Figure 11




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20




Figure 21




Figure 23




Figure 24




Figure 25




Figure 26




Figure 28

DECLARATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **"METHOD FOR FORMING CONDUCTIVE INTERCONNECTS"** the Specification of which:

☒ is attached hereto.
☐ was filed on _____ as Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent, United States provisional application(s), or inventor's certificate listed below and have also identified below any foreign application for patent, United States provisional application, or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIORITY APPLICATION(S)			Priority Claimed
(Number)	(Country)	(Date Filed)	Yes/No
(Number)	(Country)	(Date Filed)	Yes/No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status)
(Application Serial No.)	(Filing Date)	(Status)

I hereby direct that all correspondence and telephone calls be addressed to Danny L. Williams, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, Texas 77040, (713) 934-7000.

I HEREBY DECLARE THAT ALL STATEMENTS MADE OF MY OWN KNOWLEDGE ARE TRUE AND THAT ALL STATEMENTS MADE ON INFORMATION AND BELIEF ARE BELIEVED TO BE TRUE; AND FURTHER THAT THESE STATEMENTS WERE MADE WITH THE KNOWLEDGE THAT WILLFUL FALSE STATEMENTS AND THE LIKE SO MADE ARE PUNISHABLE BY FINE OR IMPRISONMENT, OR BOTH, UNDER SECTION 1001 OF TITLE 18 OF THE UNITED STATES CODE AND THAT SUCH WILLFUL FALSE STATEMENTS MAY JEOPARDIZE THE VALIDITY OF THE APPLICATION OR ANY PATENT ISSUED THEREON.

Inventor's Full Name: Errol Todd Ryan

Inventor's Signature: E. Todd Ryan

Country of Citizenship: USA Date: 10/13/00

Residence Address: (street, number, city, state, and/or country) 6203 Back Bay Lane
Austin, TX 78739

Post Office Address: Same
(if different from above)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

ERROL TODD RYAN

Serial No.: Unknown

Filed: Concurrently Herewith

FOR: METHOD FOR FORMING CONDUCTIVE
INTERCONNECTS

§
§
§ Examiner: Unknown
§
§ Group Art Unit: Unknown
§
§ Att'y Docket: 2000.060900/TT4116
§

POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned, being the inventors named in the above-identified application, hereby revoke any previous Powers of Attorney and appoint:

Elizabeth A. Apperley, Reg. No. 36,428; Paul S. Drake, Reg. No. 33,491; Richard J. Roddy, Reg. No. 27,688; William D. Zahrt II, Reg. No. 26,070; and Harry A. Wolin, Reg. No. 32,638 of Advanced Micro Devices, Inc.; and

Danny L. Williams, Reg. No. 31,892; Terry D. Morgan, Reg. No. 31,181; J. Mike Amerson, Reg. No. 35,426; Kenneth D. Goodman, Reg. No. 30,460; Barbara S. Kitchell, Reg. No. 33,928; Jeffrey A. Pyle, Reg. No. 34,904; Randall C. Furlong, Reg. No. 35,144; Scott F. Diring, Reg. No. 35,119; George J. Oehling, Reg. No. 40,471; Shelley P.M. Fussey, Reg. No. 39,458; Mark D. Moore, Reg. No. 42,903; Carolanne M. King, Reg. No. 44,914; Louis H. Iselin, Reg. No. 42,684; and Raymund F. Eich, Reg. No. 42,508 of Williams, Morgan & Amerson, P.C.,

as its attorney or agent so long as they remain with such firms, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Please direct all communications as follows:

Danny L. Williams
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, Texas 77040
(713) 934-7000

Signature:

E. Todd Ryan
Errol Todd Ryan

Date:

10/13/00